From https://vids.nickivey.com/ , 1 Month ago , written in SystemVerilog IEEE 1800-2009(draft8).
This paste is a reply to Untitled from Scribby Ostrich
- view diff
Embed
  1. Your paste - Paste your paste here

Reply to "Re: Untitled"