From pressez , 3 Weeks ago , written in SystemVerilog IEEE 1800-2009(draft8).
This paste is a reply to aksbkjabs from ljasjlda
- view diff
Embed
  1. Your paste - Paste your paste here

Reply to "Re: aksbkjabs"